View Z86L825_1017890.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Z86L825/826/827
20-Pin Low-Voltage IR Microcontrollers
Preliminary Product Specification
PS008808-1203
ZiLOG Worldwide Headquarters * 532 Race Street * San Jose, CA 95126-3432 Telephone: 408.558.8500 * Fax: 408.558.8300 * www.ZiLOG.com
This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact: ZiLOG Worldwide Headquarters
532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com
ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.
Document Disclaimer
(c)2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.
P
R
E
L
I
M
I
N
A
R
Y
PS008808-1203
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
iii
Table of Contents
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . XTAL1 Crystal 1 (Time-Based Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . XTAL2 Crystal 2 (Time-Based Output) . . . . . . . . . . . . . . . . . . . . . . . . . . . . Port 0 (P00,01,07) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Port 2 (P27-P20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Port 3 (P36-P31) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Comparator Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Expanded Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Counter/Timer Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Counter/Timer Functional Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Power-On Reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . HALT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . STOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Port Configuration Register (PCON) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Stop-Mode Recovery Register (SMR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Stop-Mode Recovery Register 2 (SMR2) . . . . . . . . . . . . . . . . . . . . . . . . . . Watch-Dog Timer Mode Register (WDTMR) . . . . . . . . . . . . . . . . . . . . . . . . Mask Selectable Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Brown-out Voltage/Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13 13 13 15 16 17 19 19 19 19 31 32 33 42 53 55 56 57 57 58 58 63 64 67 67
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
iv
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Z86L825/826/827 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Precharacterization Product . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Customer Feedback Form . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers . . . . . . . . . . . . . Customer Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Product Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Return Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Problem Description or Suggestion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
68 70 71 71 72 72 72 72 72 72
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
v
List of Figures
Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Counter/Timers Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 20-Pin DIP/SOIC/SSOP Pin Assignment . . . . . . . . . . . . . . . . . . . . . 5 Test Load Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Port 0 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Port 2 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Port 3 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Port 3 Counter/Timer Output Configuration . . . . . . . . . . . . . . . . . . . 18 Program Memory Map (32K ROM) . . . . . . . . . . . . . . . . . . . . . . . . . 19 Expanded Register File Architecture . . . . . . . . . . . . . . . . . . . . . . . . 21 Register Pointer Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 TC8 Control Register--(0D) OH: Read/Write Except Where Noted . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 T8 and T16 Common Control Functions--(0D) 1H: Read/Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 T16 Control Register--(0D) 2H: Read/Write Except Where Noted . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Stop-Mode Recovery Register--(0F) 0BH: D6-D0 = Write Only, D7 = Read Only . . . . . . . . . . . . . . . . . . . . . . . 25 Stop-Mode Recovery Register 2--(0F) 0DH: D2-D4, D6 Write Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Watch-Dog Timer Register--(0F) 0FH: Write Only . . . . . . . . . . . . . 26 Port Configuration Register (PCON)--(0F) 0H: Write Only . . . . . . . 27 Port 2 Mode Register--F6H: Write Only . . . . . . . . . . . . . . . . . . . . . 27 Port 3 Mode Register--F7H: Write Only . . . . . . . . . . . . . . . . . . . . . 27 Port 0 and 1 Mode Register (F8h: Write Only) . . . . . . . . . . . . . . . . 28 Interrupt Priority Register--F9H: Write Only . . . . . . . . . . . . . . . . . . 29 Interrupt Request Register--FAH: Read/Write . . . . . . . . . . . . . . . . 29 Interrupt Mask Register--FBH: Read/Write . . . . . . . . . . . . . . . . . . . 30 Flag Register--FCH: Read/Write . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Register Pointer--FDH: Read/Write . . . . . . . . . . . . . . . . . . . . . . . . 31 Stack Pointer High--FEH: Read/Write . . . . . . . . . . . . . . . . . . . . . . 31 Stack Pointer Low--FFH: Read/Write . . . . . . . . . . . . . . . . . . . . . . . 31 Register Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
vi
Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43. Figure 44. Figure 45. Figure 46. Figure 47. Figure 48. Figure 49. Figure 50. Figure 51. Figure 52. Figure 53. Figure 54. Figure 55.
Glitch Filter Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Transmit Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T8_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T8_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Demodulation Mode Count Capture Flowchart . . . . . . . . . . . . . . . . Demodulation Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T16_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . T16_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Ping-Pong Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Interrupt Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Oscillator Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Port Configuration Register (PCON)--Write Only . . . . . . . . . . . . . . Stop-Mode Recovery Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . SCLK Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Stop-Mode Recovery Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Stop-Mode Recovery Register 2--(0F) DH:D2-D4, D6 Write Only 63 Watch-Dog Timer Mode Register--Write Only . . . . . . . . . . . . . . . . Resets and WDT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20-Pin SOIC Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20-Pin DIP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20-Pin SSOP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . Ordering Codes Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
43 43 45 46 46 47 48 49 50 50 52 53 54 56 58 59 59 61
65 66 68 69 70 71
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
vii
List of Tables
Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. Table 20. Table 21. Table 22. Table 23. Table 24. Table 25. Table 26. Z86L825/826/827 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Power Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 20-Pin DIP, SOIC, and SSOP Pin Identification . . . . . . . . . . . . . . . . 5 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Expanded Register Group D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 HI8(D)0Bh . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 L08(D)0Ah . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 HI16(D)09h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 L016(D)08h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 TC16H(D)07h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 TC16L(D)06h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 TC8H(D)05h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 TC8L(D)04h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 CTR0 (D)00 Counter/Timer8 Control Register . . . . . . . . . . . . . . . . 36 CTR1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 CTR2 (D)02h: Counter/Timer16 Control Register . . . . . . . . . . . . . . 41 Interrupt Types, Sources, and Vectors . . . . . . . . . . . . . . . . . . . . . . 54 IRQ Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Stop-Mode Recovery Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 SMR2(F)0Dh: Stop-Mode Recovery Register 2 . . . . . . . . . . . . . . . 64 WDT Time Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 Mask Selectable Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
1
Features
Table 1 shows some of the features of the Z86L825/826/827 microcontrollers.
Table 1. Z86L825/826/827 Features Device Z86L825 Z86L826 Z86L827 ROM (KB) 4 8 16 RAM* (Bytes) 237 237 237 I/O Lines 16 16 16 Voltage Range 2.0 V to 3.6 V 2.0 V to 3.6 V 2.0 V to 3.6 V
Note: *General purpose
* *
Low power consumption-60 mW (typical) Three standby modes - STOP--2 A - HALT--0.8 mA - Low voltage Special architecture to automate both generation and reception of complex pulses or signals: - One programmable 8-bit counter/timer with two capture registers and two load registers - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair - Programmable input glitch filter for pulse reception Six priority interrupts - Three external - Two assigned to counter/timers - One low battery voltage detection interrupt Low battery voltage detection with flag Programmable watch-dog/power-on reset circuits Two independent comparators with programmable interrupt polarity
*
*
* * *
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
2
*
Mask selectable 20050% K transistor pull-ups on Ports 2 and 3. Port 0 always has pull-up selected. - Programmable mask options: - Oscillator selection: RC oscillator versus crystal or other clock source - Oscillator operational mode: normal high-frequency operation enabled or 32-KHz operation enabled - Port 2: 0-7 pull-ups - Port 3: pull-ups - Port 0: 0-3 Mouse Mode: Normal Mode(.5VDD input threshold) versus Mouse Mode (.4VDD input threshold)
General Description
The Z86L825/826/827 are ROM-based members of the Z8 MCU single-chip family of IR (infrared) with 237 bytes of general-purpose RAM and 4 KB of ROM. ZiLOG's CMOS microcontrollers offer fast executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors. The Z86L825 architecture is based on ZiLOG's 8-bit microcontroller core with an Expanded Register File to allow access to register mapped peripherals, I/O circuits, and powerful counter/timer circuitry. The Z8 offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery operated hand-held applications. The register file consists of 256 bytes of RAM. It includes three I/O port registers, 16 control and status registers and the rest are General Purpose registers. Register FEh (SPH) can be used as general purpose register. The Expanded Register File consists of two additional register groups (F and D). The Z86L825 offers a new intelligent counter/timer architecture with 8-bit and 16bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board comparators to process analog signals with separate reference voltages.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
3
HI 16 8
Lo 16 8
16-Bit T 16 1248 8 SCLK Clock Divider TC16H 16 8 TC16L And/Or Logic HI8 8 Input Glitch Filter Edge Detect Circuit LO8 8 8-Bit T8 8 TC8H 8 TC8L
Timer 16
Timer 8/16
Timer 8
Figure 1. Counter/Timers Diagram
Note: All signals with an overline, " ", are active Low. For example, B/W, in which WORD is active Low), and B/W, in which BYTE is active Low. Power connections follow the conventions listed in Table 2.
Table 2. Power Conventions Connection Power Ground Circuit VCC GND Device VDD VSS
Figure 2 shows the functional block diagram.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
4
P00 P01 Port 0 Register Bus P07 ROM 4/8/16K x 8
Register File 256 x 8-Bit Port 3 Internal Address Bus Z8 Core Internal Data Bus Expanded Register Bus Machine Timing and Instruction Control
P31 P32 P33 P34 P36
XTAL
I/O Bit Programmable P20 P21 P22 P23 P24 P25 P26 P27
Expanded Register File
Port 2 Counter/Timer 16 16-Bit
Power
VDD VSS
Counter/Timer 8 8-Bit
Figure 2. Functional Block Diagram
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
5
Pin Description
The pin assignment for the 20-pin dual in-line package (DIP)/small outline integrated circuit (SOIC)/shrink small outline package (SSOP) is shown in Figure 3. The pins are identified in Table 3.
P25 P26 P27 P07 VDD XTAL2 XTAL1 P31 P32 P33
1 20 2 19 3 18 4 X86L825/826/82717 5 DIP/SOIC/SSOP 16 6 15 7 14 8 13 9 12 10 11
P24 P23 P22 P21 P20 VSS P01 P00/Pref1 P36 P34
Figure 3. 20-Pin DIP/SOIC/SSOP Pin Assignment
Table 3. 20-Pin DIP, SOIC, and SSOP Pin Identification 20-Pin DIP/SOIC/SSOP 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Standard Mode P25 P26 P27 P07 VDD XTAL2 XTAL1 P31 P32 P33 P34 P36 P00 P01 VSS P20 Direction Input/Output Input/Output Input/Output Input/Output Output Input Input Input Input Output Output Input/Output Input/Output Input/Output Description P20-27 are bit configurable as input or output. P20-27 are bit configurable as input or output. P20-27 are bit configurable as input or output. Port 07 is configurable as input or output Power Supply Crystal, Oscillator Clock Crystal, Oscillator Clock IRQ2/Modulator input IRQ0 IRQ1 T8 output T8/T16 output Port 00,01 are configurable as input or output Port 00,01 are configurable as input or output Ground P20-27 are bit configurable as input or output.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
6
Table 3. 20-Pin DIP, SOIC, and SSOP Pin Identification (Continued) 20-Pin DIP/SOIC/SSOP 17 18 19 20 Standard Mode P21 P22 P23 P24 Direction Input/Output Input/Output Input/Output Input/Output Description P20-27 are bit configurable as input or output. P20-27 are bit configurable as input or output. P20-27 are bit configurable as input or output. P20-27 are bit configurable as input or output.
Absolute Maximum Ratings
Table 4 lists the absolute maximum ratings for the Z86L825/826/827 microcontrollers.
Table 4. Absolute Maximum Ratings Symbol Vmax TSTG TA
Notes:
Description Supply Voltage (*) Storage Temperature Oper. Ambient Temperature
Min -0.3 -65
Max +7.0 +150
Units V C C
* Voltage on all pins with respect to GND See "Ordering Information" on page 68.
Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
7
Standard Test Conditions
The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 4).
From Output Under Test
I
Figure 4. Test Load Diagram
Capacitance
Table 5 lists the capacitance for the Z86L825/826/827 microcontrollers.
.
Table 5. Capacitance Parameter Input capacitance Output capacitance I/O capacitance Max 12 pF 12 pF 12 pF
Note: TA = 25C, VCC = GND = 0V, f = 1.0 MHz, unmeasured pins returned to GND.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
8
DC Characteristics
Table 6 lists the direct current (DC) characteristics.
Table 6. DC Characteristics TA = 0 C to +70 C VCC Min Max 2.0 V 7 3.6 V 7 2.0 V 0.8 VCC VCC + 0.3 3.6 V 0.8 VCC VCL Clock Input Low Voltage
Symbol Parameter Max Input Voltage VCH Clock Input High Voltage
Units V V V
VCC + 0.3 V V V V V V V V V V V 0.4 0.4 0.8 0.8 0.8 0.8 25 25 1 1 1 1 V V V V V V mV mV
2.0 V VSS-0.3 0.2 VCC 3.6 V VSS-0.3 0.2 VCC
Conditions Notes IIN <250 A IIN <250 A Driven by External Clock Generator Driven by External Clock Generator Driven by External Clock Generator Driven by External Clock Generator
VIH VIL VOH1 VOH2
Input High Voltage Input Low Voltage Output High Voltage Output High Voltage (P00, P01,P36)
2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V
0.7 VCC 0.7 VCC VSS-0.3 VSS-0.3 VCC-0.4 VCC-0.4 VCC-0.8
VCC + 0.3 VCC + 0.3 0.2 VCC 0.2 VCC
IOH = -0.5 mA IOH = -0.5 mA IOH = -7 mA IOH = -7 mA IOL = 1.0 mA IOL = 4.0 mA IOL = 5.0 mA IOL = 7.0 mA IOL = 10 mA IOL = 10 mA
3.6 V VCC-0.8 VOL1 VOL2* VOL2 Output Low Voltage Output Low Voltage Output Low Voltage (P00, P01, P36) 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V
1
3.6 V VOFFSET Comparator Input Offset Voltage 2.0 V 3.6 V IIL Input Leakage 2.0 V 3.6 V IOL Output Leakage 2.0 V 3.6 V
-1 -1 -1 -1
A A A A
VIN = 0V, VCC VIN = 0V, VCC VIN = 0V, VCC VIN = 0V, VCC
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
9
Table 6. DC Characteristics (Continued) TA = 0 C to +70 C VCC Min Max 2.0 V 10 3.6 V 15 2.0 V 250 3.6 V 850 2.0 V 3 3.6 V 2.0 V 3.6 V 2.0 V 5 2 4 8
Symbol Parameter ICC Supply Current
ICC1
Standby Current (HALT Mode)
ICC2
Standby Current (STOP Mode)
3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 12 3.6 V 5
10 500 800 15 20 75 20 2.20
ILV TPOR VBO
Standby Current (Low Voltage) Power-On Reset VCC Low Voltage Protection
Units Conditions mA @ 8.0 MHz mA @ 8.0 MHz A @ 32 kHz A @ 32 kHz mA VIN = OV, VCC @ 8.0 MHz mA Same as above mA Clock Divide-by-16 @ 8.0 MHz mA Same as above A VIN = 0V, VCC WDT is not Running A Same as above A VIN = 0V, VCC WDT is Running A Same as above A Vcc < VBO A Same as above ms ms V 8 MHz max Ext. CLK Freq.
Notes 2, 3 2, 3 2, 3, 8 2, 3, 8 2, 3 2, 3 2, 3 2, 3 4, 6, 9
4, 6, 9 4, 6, 9 4, 6, 9
5
Notes: 1. All outputs excluding P00, P01, and P36 2. All outputs unloaded, inputs at rail. 3. CL1 = CL2 = 100 pF 4. Same as note [4] except inputs at VCC. 5. The VBO increases as the temperature decreases. 6. Oscillator stopped 7. Oscillator stops when VCC falls below VLV limit 8. 32 kHz clock driver input 9. WDT, Comparators, Low Voltage Detection, and ADC (if applicable) are disabled. The IC might draw more current if any of the above peripherals is enabled.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
10
AC Characteristics
This section discusses the alternating current (AC) characteristics. The timing diagram is shown in Figure 5 and described in Table 7.
1 3
Clock
2 7 7 2 3
TIN
4 6 5
IRQN
8 9
Clock Setup
11
Stop Mode Recovery Source
10
Figure 5. Timing Diagram
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
11
Table 7. AC Characteristics TA = 0C to +70C 8.0 MHz Number Symbol 1 TpC 2 3 4 5 6 7 8A 8B 9 10 TrC,TfC TwC TwTinL TwTinH TpTin Parameter Input Clock Period Clock Input Rise and Fall Times Input Clock Width Timer Input Low Width Timer Input High Width Timer Input Period VCC 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 5.5 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V Min 121 121 Max DC DC 25 25 Stop-Mode Recovery (D1, D0) Units Notes ns 1 ns 1 ns 1 ns 1 ns 1 ns 1 ns 1 ns 1 1 1 1 1 ns 1 ns 1 ns 1, 2 ns 1, 2 1 1 1, 2 1, 2 ns ns ns ns 4 4
37 37 100 70 3TpC 3TpC 8TpC 8TpC 100 100 100 70 5TpC 5TpC 5TpC 5TpC 12 12 5 TpC 5 TpC 5TpC 5TpC
TrTin,TfTin Timer Input Rise and Fall Times TwIL TwIL TwIH Twsm Interrupt Request Low Time Interrupt Request Low Time Interrupt Request Input High Time Stop-Mode Recovery Width Spec
11
Tost
Oscillator Start-Up Time
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
12
Table 7. AC Characteristics (Continued) TA = 0C to +70C 8.0 MHz Number Symbol 12 Twdt Parameter Watch-Dog Timer Delay Time VCC 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V 2.0 V 3.6 V Min 20 7.5 20 7.5 40 15 160 60 Max Stop-Mode Recovery (D1, D0) Units Notes ms 5 0, 0 ms 5 ms 5 0, 1 ms 5 ms 5 1, 0 ms 5 ms 5 1, 1 ms 5
(60 ms)
Notes: 1. Timing Reference uses 0.9 VCC for a logic 1 and 0.1 VCC for a logic 0. 2. Interrupt request through Port 3 (P33-P31). 3. N/A 4. SMR - D5 = 0. 5. For internal RC oscillator.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
13
Pin Functions
XTAL1 Crystal 1 (Time-Based Input)
This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network or an external single-phase clock to the on-chip oscillator input.
XTAL2 Crystal 2 (Time-Based Output)
This pin connects a parallel-resonant crystal, ceramic resonant, LC, or RC network to the on-chip oscillator output.
Port 0 (P00,01,07)
Port 0 is a 3-bit, bidirectional, CMOS-compatible port. These three I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open drain controlled by bit D2 in the PCON register. If one or both nibbles are required for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port. A mask option is available to program 0.4 VDD CMOS trip inputs on P00-P01. This allows direct interface to mouse/trackball IR sensors. Port 0 has a 200 50%Ks pull-up transistor built in. See Figure 6. Note: Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
14
Z86L82X MCU
P00, P01 (I/O)
P07 (I/O)
VCC Open-Drain I/O VCC 200 KOhms
Pad
Out
In
In *Mask Selectable 0.4 VDD Trip Point Buffer
Figure 6. Port 0 Configuration
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
15
Port 2 (P27-P20)
Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight 200 K (50%) pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs. Port 2 also has an 8-bit input OR and an AND gate that can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode. See Figure 7.
Z86L82X MCU
Port 2 I/O
Open-Drain I/O
Mask Option
VCC 200 KOhms
Pad
Out
In
Figure 7. Port 2 Configuration
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
16
Port 3 (P36-P31)
Port 3 (see Figure 8) is a 5-bit, CMOS-compatible port consisting of three fixed inputs (P33-P31) and two fixed outputs (P36 and P34). Port 3 can be configured under software control for interrupt and output from the counter/timers. P31, P32, and P33 are standard CMOS inputs; P34 and P36 are push-pull outputs.
P31 Z86L82X MCU P32 P33 Port 3 (I/O) P34 P36
R247 = P3M D1 1 = Analog 0 = Digital
DIG. P31 (AN1) + Pref AN. - Comp1 IRQ2, P31 Data Latch
P32 (AN2) + P33 (Ref2) -
Comp1
IRQ0, P32 Data Latch
From Stop Mode Recovery Source of SMR
IRQ1, P33 Data Latch
Figure 8. Port 3 Configuration
One on-board comparator processes analog signals on P32 with reference to the voltage on P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
17
edge-triggered interrupts (IRQ register bits 6 and 7). P33 is the comparator reference voltage input. Access to the counter/timer edge-detection circuit is through P31 or P20 (see "CTR1 Register" on page 38). Other edge-detect and IRQ modes are described in Table 8.
Table 8. Pin Assignments Pin P31 P32 P33 P34 P36 P20 I/O IN IN IN OUT OUT I/O T8 T8/16 IN C/T IN Comp. AN1 AN2 RF2 AO1 Int. IRQ2 IRQ0 IRQ1
Port 3 also provides output for the counter/timers and the AND/OR logic. Control is performed by programming bits D5-D4 of CTR1 and bit 0 of CTR0.
Comparator Inputs
In analog mode, P32 and P33 have a comparator front end. The comparator reference is supplied to P33. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as indicated in Figure 8. In digital mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1. Note: Comparators are powered down by entering STOP Mode. For P31-P33 to be used in a Stop-Mode Recovery source, these inputs must be placed into digital mode.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
18
CTR0, D0
P34 Data T8_Out MUX
PCON, D0 VDD
MUX P31 Pref1 + - Comp1
Pad P34
CTR1, D0 VDD Out 36 MUX T8/16_Out Pad P36
Figure 9. Port 3 Counter/Timer Output Configuration
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
19
Functional Description
The Z86L82X incorporates special functions to enhance the Z8's functionality in consumer and battery-operated applications.
Program Memory
The Z86L82X family addresses 4/8/16 KB of internal program memory. The first 12 bytes are reserved for interrupt vectors. These locations contain the five 16-bit vectors that correspond to the five available interrupts.
RAM
The Z86L82X device has 237 bytes of RAM that make up the register file.
Not Accessible On-Chip ROM
12 11 10 9 8 7
16383
Location of First byte of Instruction Executed After RESET
Reset Start Address IRQ5 IRQ5 IRQ4 IRQ4 IRQ3 IRQ3 IRQ2 IRQ2 IRQ1 IRQ1 IRQ0 IRQ0
Interrupt Vector (Lower Byte) Interrupt Vector (Upper Byte)
6 5 4 3 2 1 0
Figure 10. Program Memory Map (32K ROM)
Expanded Register File
The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8 register address space R0 through R15 has been implemented as
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
20
16 banks of 16 registers per bank. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register file bank. Note: An expanded register bank is also referred to as an expanded register group (see Figure 11). The upper nibble of the register pointer (Figure 12 on page 22) selects which working register group of 16 bytes in the register file, out of the possible 256, is accessed. The lower nibble selects the expanded register file bank and, in the case of the Z86L82X family, banks 0, F, and D are implemented. A 0h in the lower nibble allows the normal register file (bank 0) to be addressed, but any other value from 1h to Fh exchanges the lower 16 registers to an expanded register bank. For example, for the Z86L82X (see Figure 11):
R253 RP R0 R1 R2 R3 = = = = = 00h Port Port Port Port 0 1 2 3
But if:
R253 RP R0 R1 R2 R3 = = = = = 0Dh CTRL0 CTRL1 CTRL2 Reserved
The counter/timers are mapped into ERF group D. Access is easily performed using the following:
LD LD LD LD LD LD RP, #0Dh R0,#xx 1, #xx R1, 2 RP, #0Dh RP, #7Dh ; ; ; ; ; ; ; ; ; ; ; ; Select ERF D for access to bank D (working register group 0) load CTRL0 load CTRL1 CTRL2CTRL1 Select ERF D for access to bank D (working register group 0) Select expanded register bank D working register group 7 of bank 0 for access. CTRL2register 71h CTRL2register 71h
LD LD
71h, 2 R1, 2
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
21
RESET CONDITION REGISTER** REGISTER POINTER 7 6 5 4 3 2 1 0 FF FE FD Working Register Group Pointer Expanded Register Bank Group Pointer FC FB FA F9 F8 F7 F6 F5 F4 F3 F2 F1 F0 SPL SPH RP FLAGS IMR IRQ IPR P01M P3M P2M Reserved Reserved Reserved Reserved Reserved Reserved 7 6 5 4 3 2 1 0
UUUUUUUU UUUUUUUU 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 1 0 1 UUUUUUUU
UUUUUUUU
* *
Z8 Register File (Bank 0)** FF F0
UUUUUUUU UUUUUUUU UUUUUUUU UUUUUUUU 0 0 0 0 0 0 0 0 0 0 0 0 0 UU0
EXPANDED REG. BANK (F) REGISTER**
RESET CONDITION UUU0 U0U0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
*
7F Reserved
(F) 0F (F) 0E (F) 0D (F) 0C
WDTMR Reserved SMR2 Reserved SMR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved PCON
(F) 0B (F) 0A (F) 09 (F) 08
0F 00
Reserved
(F) 07 (F) 06 (F) 05 (F) 04 (F) 03 (F) 02 (F) 01 (F) 00
*
EXPANDED REG. GROUP (0) REGISTER**
UUUUUUUU RESET CONDITION
EXPANDED REG. BANK (D) REGISTER** RESET CONDITION 0 00UUUU
(D) 0C (D) 0B (D) 0A (D) 09 (D) 08 (D) 07 (D) 06 (D) 05 (D) 04 (D) 03
LVD HI8 LO8 HI16 LO16 TC16H TC16L TC8H TC8L Reserved CTR2 CTR1 CTR0
UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU UUUU 0 0 0 UUU UUU0 0 UU UUUU 0 UU UUU0
* *
(0) 03 (0) 02 (0) 00
P3 P2 P0
0
UUUUUUUU UUUUUUUU
U = Unknown * Not reset with a Stop-Mode Recovery ** All addresses are in hexadecimal Not reset with a Stop-Mode Recovery, except Bit 0.
(D) 02 (D) 01 (D) 00
Figure 11.
Expanded Register File Architecture
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
22
R253 RP D7 D6 D5 D4 D3 D2 D1 D0 Expanded Register File Pointer Working Register Pointer
Default setting after reset = 0000 0000
Figure 12. Register Pointer Register
Expanded Register File Control Registers (0D) Figure 13, Figure 14, and Figure 15 show the expanded register file control registers (0D).
CTR1 (0D) 0H D7 D6 D5 D4 D3 D2 D1 D0 0 = P34 as Port Output * 1 = Timer8 Output 0 = Disable T8 Time-out Interrupt 1 = Enable T8 time-out Interrupt 0 = Disable T8 Data Capture Interrupt 0 = Disable T8 Data Capture Interrupt 1 = Enable T8 Data Capture Interrupt 00 = SCLK on T8 01 = SCLK/2 on T8 10 = SCLK/4 on T8 11 = SCLK/8 on T8 R = 0 T8 Disabled * R = 1 T8 Counter Time-out Occurred W = 0 No Effect W = 1 Reset Flag to 0 0 = Modulo-N 1 = Single Pass R = 0 T8 Disabled * R = 1 T8 Enabled W = 0 Stop T8 W = 1 Enable T8
* Default setting after reset
Figure 13. TC8 Control Register--(0D) OH: Read/Write Except Where Noted
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
23
CTR1 (0D) 1H D7 D6 D5 D4 D3 D2 D1 D0 Transmit Mode R/W 0 T16_OUT is 0 initially R/W 1 T16_OUT is 1 initially Demodulation Mode R 0 = No Falling Edge Detection R 1 = Falling Edge Detection W 0 = No Effect W 1 = Reset Flag to 0 Transmit Mode R/W 0 = T8_OUT is 0 initially R/W 1 = T8_OUT is 1 initially Demodulation Mode R 0 = No Rising Edge Detection R 1 = Rising Edge Detection W 0 = No Effect W 1 = Reset flag to 0 Transmit Mode 0 0 = Normal Operation 0 1 = Ping-Pong Mode 1 0 T16_OUT = 0 1 1 T16_OUT = 1 Demodulation Mode 0 0 = No Filter 0 1 = 4 SCLK Cycle Filter 1 0 = 8 SCLK Cycle Filter 1 1 = Reserved Transmit Mode/T8/T16 Logic 0 0 = AND 0 1 = OR 1 0 = NOR 1 1 = NAND Demodulation Mode 0 0 = Falling Edge Detection 0 1 = Rising Edge Detection 1 0 = Both Edge Detection 1 1 = Reserved Transmit Mode 0 = P36 as Port Out put * 1 = P36 as T8/T16_OUT Demodulation Mode 0 = P31 as Demodulator Input 1 = P20 as Demodulator Input Transmit/Demodulation Modes 0 = Transmit Mode * 1 = Demodulation Mode
Note: Care must be taken in differentiating transmit mode from demodulation mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.
Note: Changing from one mode to another cannot be done without disabling the counter/timers.
* Default setting after reset
Figure 14. T8 and T16 Common Control Functions--(0D) 1H: Read/Write
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
24
CTR2 (0D) 02H D7 D6 D5 D4 D3 D2 D1 D0 0 = P35 is Port Output * 1 = P35 is Timer16 Output 0 = Disable T16 Time-out Interrupt 1 = Enable T16 time-out Interrupt 0 = Disable T16 Data Capture Interrupt 1 = Enable T16 Data Capture Interrupt 00 = SCLK on T16 01 = SCLK/2 on T16 10 = SCLK/4 on T16 11 = SCLK/8 on T16 R = 0 No T16 Time-out R = 1 T16 Time-out Occurs W = 0 No Effect W = 1 Reset Flag to 0 Transmit Mode 0 = Modulo-N for T16 1 = Single Pass for T16 Demodulator Mode 0 = T16 Recognizes Edge 1 = T16 Does Not Recognize Edge R = 0 T16 Disabled * R = 1 T16 Enabled W = 0 Stop T16 W = 1 Enable T16
* Default setting after reset
Figure 15. T16 Control Register--(0D) 2H: Read/Write Except Where Noted
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
25
Expanded Register File Control Registers (0F) Figure 16 through Figure 29 show the expanded register file control registers (0F).
SMR (0F) 0B D7 D6 D5 D4 D3 D2 D1 D0 SCLK/TCLK Divide-by-16 0 = OFF ** 1 = ON Reserved (must be 0) Stop-Mode Recovery Source 000 = POR Only * 001 = Reserved 010 = P31 011 = P32 100 = P33 101 = P27 110 = P2 NOR 0-3 111 = P2 NOR 0-7 Stop Delay 0 = OFF 1 = ON* Stop Recovery Level *** 0 = Low * 1 = High Stop Flag 0 = POR * 1 = Stop Recovery ** * Default setting after reset ** Default setting after reset and Stop-Mode Recovery *** At the XOR gate input
Figure 16. Stop-Mode Recovery Register--(0F) 0BH: D6-D0 = Write Only, D7 = Read Only
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
26
SMR2 (0F) DH D7 D6 D5 D4 D3 D2 D1 D0 Reserved (must be 0) Reserved (must be 0) Stop-Mode Recovery Source 000 = POR Only * 001 = NAND P20, P21, P22, P23 010 = NAND P20, P21, P22, P23, P24, P25, P26, P27 011 = NOR P31, P32, P33 100 = NAND P31, P32, P33 101 = NOR P31, P32, P33, P00, P07 110 = NAND P31, P32, P33, P00, P07 111 = NAND P31, P32, P33, P20, P21, P22 Reserved (must be 0) Recovery Level ** 0 = Low * 1 = High Reserved (must be 0) * Default setting after reset ** At the XOR gate input
Figure 17. Stop-Mode Recovery Register 2--(0F) 0DH: D2-D4, D6 Write Only
WDTMR (0F) 0F D7 D6 D5 D4 D3 D2 D1 D0 WDT TAP INT RC OSC 00 = 7.5 ms min 01* = 7.5 ms min 10 = 15 ms min 11 = 60 ms min
WDT during HALT 0 = OFF 1 = ON* WDT during STOP 0 = OFF 1 = ON* Reserved (must be 0) * Default setting after reset
Figure 18. Watch-Dog Timer Register--(0F) 0FH: Write Only
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
27
PCON (FH) 00H D7 D6 D5 D4 D3 D2 D1 D0 Reserved (must be 0)
Reserved (must be 1) Port 0 0 = Open-drain 1 = Push-pull* Reserved (must be 1) *Default setting after reset
Figure 19. Port Configuration Register (PCON)--(0F) 0H: Write Only
R246 P2M D7 D6 D5 D4 D3 D2 D1 D0 P27-P20 I/O Definition 0 = Defines bit as OUTPUT
1 = Defines bit as INPUT *
*Default setting after reset
Figure 20. Port 2 Mode Register--F6H: Write Only
R247 P3M D7 D6 D5 D4 D3 D2 D1 D0 0 = Port 2 Open-drain * 1 = Port 2 Push-Pull 0 = P31, P32 Digital Mode 1 = P31, P32 analog Mode Reserved (must be 0) *Default setting after reset
Figure 21. Port 3 Mode Register--F7H: Write Only
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
28
R248 P01M
D7 D6 D5 D4 D3 D2 D1 D0
P00-P03 Mode 0: Output 1: Input * Reserved; must be 0 Reserved; must be 1
Reserved; must be 0 P07-P04 Mode 0: Output 1: Input * Reserved; must be 0 * Default setting after reset
Figure 22. Port 0 and 1 Mode Register (F8h: Write Only)
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
29
R249 IPR D7 D6 D5 D4 D3 D2 D1 D0 Interrupt Group Priority 000 = Reserved 001 = C>A>B 101 = A>B>C 011 = A>C>B 100 = B>C>A 101 = C>B>A 110 = B>A>C 111 = Reserved IRQ1, IRQ, Priority (Group C) 0 = IRQ1>IRQ4 1 = IRQ4>IRQ1 IRQ0, IRQ2, Priority (Group B) 0 = IRQ2>IRQ0 1 = IRQ0>IRQ2 IRQ3, IRQ5, Priority (Group A) 0 = IRQ5>IRQ3 1 = IRQ3>IRQ5 Reserved (must be 0)
Figure 23. Interrupt Priority Register--F9H: Write Only
R250 IRQ D7 D6 D5 D4 D3 D2 D1 D0 IRQ0 = P32 Input IRQ1 = P23 Input IRQ2 = P31 Input IRQ3 = T16 IRQ4 = T8 Inner Edge P31 P32 = 00 P31 P32 = 01 P31 P32 = 10 P31 P32 = 11
Figure 24. Interrupt Request Register--FAH: Read/Write
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
30
R251 IMR D7 D6 D5 D4 D3 D2 D1 D0 1 = Enables IRQ5-IRQ0 (D0 = IRQ0) Reserved (must be 0) 0 = Master Interrupt Disable * 1 = Master Interrupt Enable ** * Default setting after reset ** Only by using E1, D1 instruction. D1 is required before changing the IMR register.
Figure 25. Interrupt Mask Register--FBH: Read/Write
R252 Flags D7 D6 D5 D4 D3 D2 D1 D0 User Flag F1 User Flag F2 Half Carry Flag Decimal Adjust Flag Overflow Flag Sign Flag Zero Flag Carry Flag
Figure 26. Flag Register--FCH: Read/Write
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
31
R253 RP D7 D6 D5 D4 D3 D2 D1 D0 Expanded Register Bank Pointer Default setting after reset = 0000 0000 Working Register Pointer
Figure 27. Register Pointer--FDH: Read/Write
R254 SPH D7 D6 D5 D4 D3 D2 D1 D0 General Purpose Register Byte (SP15-SP8)
Figure 28. Stack Pointer High--FEH: Read/Write
R255 SPL D7 D6 D5 D4 D3 D2 D1 D0 Stack Pointer Lower Byte (SP7-SP0)
Figure 29. Stack Pointer Low--FFH: Read/Write
Register File
The register file (bank 0) consists of four I/O port registers, 237 general-purpose registers, and 16 control and status registers (R0-R3, R4-R239, and R240-255, respectively), plus two expanded registers groups (Banks D and F). Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (Figure 30). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group. Note: Working register group E0-EF can only be accessed through working registers and indirect addressing modes.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
32
r7 r6
r5
r
4
r3 r
2 r1 r0
R253
The upper nibble of the register file address provided by the register pointer specifies the active working-register group 7F 70 6F 60 5F 50 4F 40 3F 30 2F 20 1F Register Group 1 10 0F 00 Register Group 2 I/O Ports R15 to R0 R15 to R4* R3 to R0*
Specified Working Register Group
The lower nibble of the register file address provided by the Instruction points to the specified register
Figure 30. Register Pointer
Stack
The Z86L82X internal register file is used for the stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides in the general-purpose registers (R4-R239). SPH is used as a general-purpose register only when using internal stacks. Note: When SPH is used as a general-purpose register and Port 0 is in address mode, the contents of SPH are loaded into Port 0 whenever the internal stack is accessed.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
33
Counter/Timer Registers
Table 9 describes the expanded register group D.
Table 9. Expanded Register Group D (D)0Ch (D)0Bh (D)0Ah (D)09h (D)08h (D)07h (D)06h (D)05h (D)04h (D)03h (D)02h (D)01h (D)00h LVD HI8 LO8 HI16 LO16 TC16H TC16L TC8H TC8L Reserved CTR2 CTR1 CTR0
HI8(D)0Bh This register (Table 10) holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 1.
Table 10. HI8(D)0Bh Field T8_Capture_HI Bit Position 76543210 R W Description Captured Data No Effect
L08(D)0Ah This register (Table 11) holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 0HI16(D)09h.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
34
.
Table 11. L08(D)0Ah Field T8_Capture_L0 Bit Position 76543210 R W Description Captured Data No Effect
HI16(D)09h This register (Table 12) holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.
Table 12. HI16(D)09h Field T16_Capture_HI Bit Position 76543210 R W Description Captured Data No Effect
L016(D)08h This register (Table 13) holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.
Table 13. L016(D)08h Field T16_Capture_LO Bit Position 76543210 R W Description Captured Data No Effect
TC16H(D)07h Table 14 describes the Counter/Timer2 MS-Byte Hold Register.
Table 14. TC16H(D)07h Field Bit Position R/W Description Data
T16_Data_HI 76543210
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
35
TC16L(D)06h Table 15 describes the Counter/Timer2 LS-Byte Hold Register.
Table 15. TC16L(D)06h Field Bit Position R/W Description Data
T16_Data_LO 76543210
TC8H(D)05h Table 16 describes the Counter/Timer8 High Hold Register.
Table 16. TC8H(D)05h Field T8_Level_HI Bit Position 76543210 R/W Description Data
TC8L(D)04h Table 17 describes the Counter/Timer8 Low Hold Register.
Table 17. TC8L(D)04h Field T8_Level_LO Bit Position 76543210 R/W Description Data
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
36
CTR0 Counter/Timer8 Control Register Table 18 describes the CTR0 (D)00 Counter/Timer8 Control Register.
Table 18. CTR0 (D)00 Counter/Timer8 Control Register Field T8_Enable Bit Position 7------R W Single/Modulo-N Time_Out -6--------5-----R/W R W T8 _Clock ---43--R/W Value 0* 1 0 1 0 1 0 1 0 1 00 01 10 11 0 1 0 1 0* 1 Description Counter Disabled Counter Enabled Stop Counter Enable Counter Modulo-N Single Pass No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0 SCLK SCLK/2 SCLK/4 SCLK/8 Disable Data Capture Int. Enable Data Capture Int. Disable Time-Out Int. Enable Time-Out Int. P34 as Port Output T8 Output on P34
Capture_INT_MASK -----2-Counter_INT_Mask ------1P34_Out
Note:
R/W R/W R/W
-------0
* Indicates the value upon Power-On Reset.
T8 Enable This field enables T8 when set (written) to 1. Single/Modulo-N When set to 0 (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to 1 (single pass), the counter stops when the terminal count is reached. Time-Out This bit is set when T8 times out (terminal count reached). To reset this bit, a 1 must be written to this location.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
37
Caution:
Writing a 1 is the only way to reset the Terminal Count status condition. Therefore, you must reset this bit before using/enabling the counter/timers.
Note: Care must be taken when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (demodulation mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers. For example, when the status of bit 5 is 1, a timer reset condition occurs. T8 Clock This bit defines the frequency of the input signal to T8. Capture_INT_Mask Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode. Counter_INT_Mask Set this bit to allow an interrupt when T8 has a time-out. P34_Out This bit defines whether P34 is used as a normal output pin or the T8 output. CTR1(D)01h This bit controls the functions in common with the T8 and T16.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
38
CTR1 Register Table 19 describes the contents of the CTR1 register.
Table 19. CTR1 Register Field Mode Bit Position 7------R/W Value 0* Description Transmit Mode Demodulation Mode Transmit Mode Port Output T8/T16 Output Demodulation Mode P31 P20 Transmit Mode AND OR NOR NAND Demodulation Mode Falling Edge Rising Edge Both Edges Reserved Transmit Mode Normal Operation Ping-Pong Mode T16_Out = 0 T16_Out = 1
Demodulation Mode
P36_Out/Demodulator_Input
-6------
R/W 0* 1 0 1
T8/T16_Logic/Edge _Detect
--54----
R/W 00 01 10 11 00 01 10 11
Transmit_Submode/Glitch_Filter
----32--
R/W 00 01 10 11 00 01 10 11
No Filter 4 SCLK Cycle 8 SCLK Cycle 16 SCLK Cycle
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
39
Table 19. CTR1 Register (Continued) Field Initial_T8_Out/Rising_Edge Bit Position ------1R/W 0 1 Value Description Transmit Mode
T8_OUT is 0 Initially T8_OUT is 1 Initially
R
0 1 0 1 0 1
W Initial_T16_Out/Falling_Edge -------0 R/W
Demodulation Mode No Rising Edge Rising Edge Detected No Effect Reset Flag to 0 Transmit Mode
T16_OUT is 0 Initially T16_OUT is 1 Initially
R
0 1 0 1
W
Note:
Demodulation Mode No Falling Edge Falling Edge Detected No Effect Reset Flag to 0
*Default upon Power-On Reset
Mode If it is 0, the counter/timers are in the transmit mode; otherwise, they are in the demodulation mode. P36_Out/Demodulator_Input In transmit mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16. In demodulation mode, this bit defines whether the input signal to the counter/timers is from P20 or P31. T8/T16_Logic/Edge_Detect In transmit mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND). In demodulation mode, this field defines which edge needs to be detected by the edge detector.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
40
Transmit_Submode/Glitch_Filter In transmit mode, this field defines whether T8 and T16 are in the "Ping-Pong" mode or in independent normal operation mode. Setting this field to "Normal Operation Mode" terminates the "Ping-Pong Mode" operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 will force T16 to output a 1. In demodulation mode, this field defines the width of the glitch that needs to be filtered out. Initial_T8_Out/Rising_Edge In transmit mode, if it is 0, the output of T8 is set to 0 when it starts to count. If it is 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8_OUT is set to the opposite state of this bit. This measure ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1. In demodulation mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset it, a 1 must be written to this location. Initial_T16 Out/Falling_Edge In transmit mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output to T16 is set 1 when it starts to count. This bit is effective only in Normal or Ping-Pong mode (CTR1, D3, D2). When the counter is not enabled and this bit is set, T16_OUT will be set to the opposite state of this bit. this ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0. In demodulation mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 must be written to this location. Note: Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16_OUT.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
41
CTR2 Counter/Timer16 Control Register Table 20 describes the contents of the CTR2 register.
Table 20. CTR2 (D)02h: Counter/Timer16 Control Register Field T16_Enable Bit Position 7------R W Single/Modulo-N -6-----R/W 0 1 0 1 Time_Out --5----R W T16 _Clock ---43--R/W 0 1 0 1 00 01 10 11 0 1 0 0* Value 0* 1 0 1 Description Counter Disabled Counter Enabled Stop Counter Enable Counter Transmit Mode Modulo-N Single Pass Demodulation Mode T16 Recognizes Edge T16 Does Not Recognize Edge No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0 SCLK SCLK/2 SCLK/4 SCLK/8 Disable Data Capture Int. Enable Data Capture Int. Disable Time-Out Int. Enable Time-Out Int. Reserved Must be 0
Capture_INT_Mask Counter_INT_Mask RESERVE Must be 0
Note:
-----2-------1-------0
R/W R/W R/W
* Indicates the value upon Power-On Reset.
T16_Enable This field enables T16 when set to 1. Single/Modulo-N In transmit mode, when this bit is set to 0, the counter reloads the initial value when terminal count is reached. When this bit is set to 1, the counter stops when the terminal count is reached.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
42
In demodulation mode, when this bit is set to 0, T16 captures and reloads on detection of all the edges. When this bit is set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see "T16 Demodulation Mode" on page 50. Time_Out This bit is set when T16 times out (terminal count reached). In order to reset this bit, a 1 must be written to this location. T16_Clock This bit defines the frequency of the input signal to Counter/Timer16. Capture_INT_Mask Set this bit to allow an interrupt when data is captured into LO16 and HI16. Counter_INT_Mask Set this bit to allow an interrupt when T16 times out. P35_Out This bit is reserved. This bit must be 0.
Counter/Timer Functional Blocks
The following are the counter/timer functional blocks:
* * * *
Input circuit Eight-bit counter/timer circuits (page 43) Sixteen-bit counter/timer circuits (page 49) Output circuit (page 53)
Input Circuit The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5- D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 31).
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
43
CTR1 D5, D4
P31 MUX P20 Glitch Filter Edge Detector
Pos Edge Neg Edge
CTR1 D6 CTR1 D3, D2
Figure 31. Glitch Filter Circuitry
Eight-Bit Counter/Timer Circuits Figure 32 shows the 8-bit counter/timer circuits.
Z8 Data Bus CTR0 D2 Pos Edge Neg Edge HI8 CTR0 D4, D3 Clock Select Clock 8-Bit Counter T8 T8_OUT LO8 CTR0 D1 IRQ4
SCLK
TC8H Z8 Data Bus
TC8L
Figure 32. 8-Bit Counter/Timer Circuits
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
44
T8 Transmit Mode Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1. If it is 1, T8_OUT is 0. When T8 is enabled, the output T8_OUT switches to the initial value (CTR1 D1). If the initial value (CTR1 D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter (see Figure 33). In Single-Pass Mode (CTR0 D6), T8 counts down to 0 and stops, T8_OUT toggles, and the time-out status bit (CTR0 D5) is set. A time-out interrupt can be generated if it is enabled (CTR0 D1). See Figure 34. In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. Then T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, sets the time-out status bit (CTR0 D5) and generates an interrupt if enabled (CTR0 D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level, and repeats the cycle. See Figure 35.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
45
T8 (8-Bit) Transmit Mode
No
T8_Enable Bit Set CTR0, D7 Yes
Reset T8_Enable Bit
CTR1, D1 Value Load TC8L Reset T8_OUT
Load TC8H Set T8_OUT
Set Time-out Status Bit (CTR0, D5) and generate Temeout_Int if enabled
Enable T8
No
T8_Timeout Yes
Single Pass
Single Pass? Modulo-N
1
T8_OUT Value
0
Load TC8L Reset T8_OUT
Load TC8H Set T8_OUT
Enable T8
Set Time-out Status Bit (CTR0, D5) and generate Timeout_Int if enabled
No
T8_Timeout Yes
Figure 33. Transmit Mode Flowchart
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
46
TC8H Counts
Counter Enable Command, T8_OUT switches to its initial value (CTR1 D1)
T8_OUT toggles Time-out Interrupt
Figure 34. T8_OUT in Single-Pass Mode
T8_OUT Toggles T8_OUT Counter Enable Command, T8_OUT switches to its initial value (CTR1 D1) TC8L TC8H TC8L TC8H TC8L
Time-out Interrupt
Time-out Interrupt
Figure 35. T8_OUT in Modulo-N Mode
You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded. To ensure known operation, do not write these registers at the time the values are to be loaded into the counter/timer. An initial count of 1 is not allowed (a nonfunction occurs). An initial count of 0 causes TC8 to count from 0 to FFh to FEh. Note: "h" is used for hexadecimal values. Transition from 0 to FFh is not a time-out condition. Caution: Do not use the same instructions for stopping the counter/ timers and setting the status bits.
Two successive commands are necessary. First, the counter/timers must be stopped, and second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. T8 Demodulation Mode You need to program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both, depending on CTR1 D5, D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current value of T8 is one's complemented and put into one of the capture registers. If it is a positive edge, data is put
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
47
into LO8; if it is a negative edge, HI8. One of the edge-detect status bits (CTR1 D1, D0) is set, and an interrupt can be generated if enabled (CTR0 D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0 D5) is set, an interrupt can be generated if enabled (CTR0 D1), and T8 continues counting from FFh (see Figure 36 and Figure 37).
T8 (8-Bit) Count Capture
No
T8_Enable (Set by User) Yes
No
Edge Present Yes
What Kind of Edge Pos Neg T8 HI8
T8 LO8
FFh T8
Figure 36. Demodulation Mode Count Capture Flowchart
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
48
T8 (8-Bit) Demodulation Mode
No
T8 Enable CTR0, D7 Yes FFh TC8
No
First Edge Present Yes
Disable T8
Enable TC8
No T8_Enable Bit Set Yes No
Edge Present Yes Set Edge Present Status Bit and Trigger Data Capture Int. if enabled
T8 Time-out Yes Set Edge Present Status Bit and Trigger Time Out Int. if enabled
No
Continue Counting
Figure 37. Demodulation Mode Flowchart
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
49
Sixteen-Bit Counter/Timer Circuits Figure 38 shows the 16-bit counter/timer circuits.
Z8 Data Bus CTR2 D2 Pos Edge Neg Edge HI16 CTR2 D4, D3 Clock Select Clock 16-Bit Counter T16 LO16 CTR2 D1 IRQ3
SCLK
T16_OUT
TC16H Z8 Data Bus
TC16L
Figure 38. 16-Bit Counter/Timer Circuits
T16 Transmit Mode In Normal or Ping-Pong Mode, the output of T16, when not enabled, is dependent on CTR1, D0. If the result is a 0, T16_OUT is a 1; if it is a 1, T16_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3, D2 to a 10 or 11. When T16 is enabled, TC16H * 256 + TC16L is loaded, and T16_OUT is switched to its initial value (CTR1 D0). When T16 counts down to 0, T16_OUT is toggled (in Normal or Ping-Pong Mode), an interrupt is generated if enabled (CTR2 D1), and a status bit (CTR2 D5) is set. Note: Global interrupts override this function as described in "Interrupts" on page 53. If T16 is in Single-Pass Mode, T16 is stopped at this point (see Figure 39). If T16 is in Modulo-N Mode, T16 is loaded with TC16H * 256 + TC16L and the counting continues (see Figure 40).
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
50
TC16H*256+TC16L Counts
Counter Enable Command, T16_OUT switches to its initial value (CTR1 D0)
T16_OUT toggles Time-out Interrupt
Figure 39. T16_OUT in Single-Pass Mode
TC16H*256+TCl16 T16_OUT
TC16H*256+TCl16 TC16H*256+TCl16
Counter Enable Command, T16_OUT switches to its initial value (CTR1 D0)
T16_OUT Toggles, Time-out Interrupt
T16_OUT Toggles, Time-out Interrupt
Figure 40. T16_OUT in Modulo-N Mode
You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded. To ensure known operation, do not load these registers at the time the values are to be loaded into the counter/timer. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFh to FFFEh. Transition from 0 to FFFFh is not a time-out condition. T16 Demodulation Mode You need to program TC16L and TC16H to FFh. After T16 is enabled, when the first edge (rising, falling, or both, depending on CTR1 D5, D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting. If D6 of CTR2 Is 0 When a subsequent edge (rising, falling, or both, depending on CTR1 D5, D4) is detected during counting, the current count in T16 is one's complemented and put into HI16 and LO16. When data is captured, one of the edge-detect status bits (CTR1 D1, D0) is set and an interrupt is generated if enabled (CTR2 D2). T16 is loaded with FFFFh and starts again. This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
51
If D6 of CTR2 Is 1 T16 ignores the subsequent edges in the input signal and continues counting down. A time-out of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 and then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both, depending on CTR1 D5, D4) but continue to ignore subsequent edges. This T16 mode is generally used to measure mark times, the length of an active carrier signal bursts. When T16 reaches 0, it continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt time-out can be generated if enabled (CTR2 D1). Ping-Pong Mode This operation mode (see Figure 41) is only valid in transmit mode. T8 and T16 must be programmed in Single-Pass Mode (CTR0 D6, CTR2 D6), and Ping-Pong Mode must be programmed in CTR1 D3, D2. You can begin the operation by enabling either T8 or T16 (CTR0 D7 or CTR2 D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1 D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT switches to its initial value (CTR1 D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, and the whole cycle repeats. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0 D1, CTR2 D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1. Note: Enabling Ping-Pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and then reset the status flags before instituting this operation.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
52
Enable
TC8
Time-out
Enable Ping-Pong CTR1, D3, D2 TC16 Time-out
Figure 41. Ping-Pong Mode
Starting Ping-Pong Mode First, make sure both counter/timers are not running. Then set T8 into SinglePass Mode (CTR0 D6), set T16 into Single-Pass Mode (CTR2 D6), and set the Ping-Pong Mode (CTR1 D2, D3). These instructions do not have to be in any particular order. Finally, start Ping-Pong Mode by enabling either T8 (CTR0 D7) or T16 (CTR2 D7). During Ping-Pong Mode The enable bits of T8 and T16 (CTR0 D7, CTR2 D7) are set and cleared alternately by hardware. The time-out bits (CTR0 D5, CTR2 D5) are set every time the counter/timers reach the terminal count.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
53
Output Circuit Figure 42 shows the output circuit.
P34_INTERNAL MUX P34
CTR0 D0 P36_INTERNAL T8_OUT T16_OUT CTR1 D2 MUX AND/OR/NOR/NAND Logic MUX P36
CTR1 D6 CTR1 D5, D4 CTR1 D3
Figure 42. Output Circuit
Interrupts
The Z86L82X features six different interrupts. The interrupts are maskable and prioritized, as shown in Figure 43. The six sources are divided as follows: three sources are claimed by Port 3 lines P33-P31, two by the counter/timers, and one by LVD (see Table 21). The Interrupt Mask Register, globally or individually, enables or disables the six interrupt requests.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
54
P31 P32
P33
IRQ Register D6, D7 IRQ2
Interrupt Edge Select IRQ0 IRQ1
Timer 16 IRQ3
Timer 8 IRQ4
Low Voltage Detection IRQ5
IRQ
IMR 5 IPR Global Interrupt Enable Interrupt Request Priority Logic
Vector Select
Figure 43. Interrupt Block Diagram
Table 21. Interrupt Types, Sources, and Vectors Name IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 Source P32 P33 P31, TIN T16 T8 Vector Location Comments 0,1 2,3 4,5 6,7 8,9 External (P32), Rising Falling Edge Triggered External (P33), Falling Edge Triggered External (P31), Rising Falling Edge Triggered Internal Internal
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
55
When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. As a result, all subsequent interrupt are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Z86L82X interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service. An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin. Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 22.
Table 22. IRQ Register IRQ D7 0 0 1 1
Notes:
Interrupt Edge D6 0 1 0 1 IRQ2(P31) F F R R/F IRQ0 (P32) F R F R/F
F = Falling Edge R = Rising Edge In stop mode, the comparators are turned off.
Clock
The Z86L82X on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ohms. The Z86L82X on-chip oscillator can be driven with a low-cost RC network or other suitable external clock source.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
56
For 32-kHz crystal operation, an external feedback resistor (Rf) and a serial resistor (Rd) are required. See Figure 44.
XTAL1 C1 XTAL2 C2 Ceramic Resonator or Crystal C1, C2 = 47pF TYP* f = 8 MHz C2 LC C1, C2 = 22 pF L = 130 H* f = 3 MHz* XTAL1 RC @ 3V VCC (TYP) C1 = 33 pF* R = 1K* C1 L XTAL2 XTAL1 C1 R XTAL2 XTAL1
C1
Rf
XTAL1
XTAL2 C2 Rd
XTAL2 External Clock
32 kHz XTAL C1 = 20 pF, C = 33 pF Rd = 56-470K Rf = 10M
Figure 44. Oscillator Configuration
The crystal needs to be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground. The RC oscillator configuration is an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (see Figure 44).
Power-On Reset (POR)
A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows VCC and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of three conditions:
* * *
PS008808-1203
Power Fail to Power OK status including Waking up from VBO Standby Stop-Mode Recovery (if D5 of SMR = 1) WDT Time-Out
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
57
The POR time is a nominal 5 ms. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, and LC oscillators).
HALT
HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/ timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.
STOP
This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 A or less. STOP Mode is terminated only by a reset (such as WDT time-out), POR, SMR, or external reset. This termination causes the processor to restart the application program at address 000CH. To enter STOP (or HALT) mode, you need to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To execute this action, you must execute a NOP (op code = FFH) immediately before the appropriate sleep instruction. For example:
FF 6F NOP STOP ; clear the pipeline ; enter STOP Mode
or
FF 7F NOP HALT ; clear the pipeline ; enter HALT Mode
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
58
Port Configuration Register (PCON)
The PCON register configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00, as shown in Figure 45.
PCON (FH) 00H D7 D6 D5 D4 D3 D2 D1 D0 Reserved (must be 0)
Reserved (must be 1) Port 0 0 = Open-drain 1 = Push-pull* Reserved (must be 1) *Default setting after reset
Figure 45. Port Configuration Register (PCON)--Write Only
Port 0 Output Mode (D2) Bit 2 controls the output mode of Port 0. A 1 in this location set the output to pushpull, and a 0 sets the output to open-drain.
Stop-Mode Recovery Register (SMR)
This register selects the clock divide value and determines the mode of StopMode Recovery (Figure 46). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of STOP recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XORgate input is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4, or the SMR register, specify the source of the StopMode Recovery signal. Bit D0 determines if SCLK/TCLK (shown in Figure 47) are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
59
SMR (0F) 0B D7 D6 D5 D4 D3 D2 D1 D0 SCLK/TCLK Divide-by-16 0 = OFF 1 = ON Reserved (must be 0) Stop-Mode Recovery Source 000 = POR Only * 001 = Reserved 010 = P31 011 = P32 100 = P33 101 = P27 110 = P2 NOR 0-3 111 = P2 NOR 0-7 Stop Delay 0 = OFF 1 = ON * Stop Recovery Level *** 0 = Low * 1 = High Stop Delay 0 = POR * 1 = Stop Recovery ** * Default setting after reset ** Default setting after reset and Stop-Mode Recovery *** At the XOR gate input
Figure 46. Stop-Mode Recovery Register
OSC
Divide by 2
Divide by 16
SCLK SMR, D0 TCLK
Figure 47. SCLK Circuit
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
60
SCLK/TCLK Divide-by-16 Select (D0) D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT Mode (where TCLK sources interrupt logic). After Stop-Mode Recovery, this bit is set to a 0. Stop-Mode Recovery Source (D2, D3, and D4) These three bits of the SMR specify the wake-up source of the STOP recovery (Figure 48 and Table 23 on page 62).
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
61
SMR D4 D3 D2 000 VCC SMR D4 D3 D2 010 P31 S1 SMR D4 D3 D2 011 P32 S2 SMR D4 D3 D2 100 P33 S3 To IRQ1 S4 SMR D4 D3 D2 101 P27 SMR D4 D3 D2 110 P31 P32 P33 P20 P27 P20 P23 VCC
SMR D4 D3 D2 000
SMR D4 D3 D2 001
SMR D4 D3 D2 010
SMR D4 D3 D2 011
SMR D4 D3 D2 100 P31 P32 P33 SMR D4 D3 D2 101 P31 P32 P33 P00 P07 SMR D4 D3 D2 110 P31 P32 P33 P00 P07 P31 P32 P33 P20 P21 P22
P20 P23
SMR D4 D3 D2 111 P20 P27 SMR D6
SMR D4 D3 D2 111
To RESET and WDT Circuitry (Active Low)
SMR2 D6
Figure 48. Stop-Mode Recovery Source
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
62
Table 23. Stop-Mode Recovery Source SMR:432 D4 0 0 0 0 1 1 1 1 D3 0 0 1 1 0 0 1 1 D2 0 1 0 1 0 1 0 1 Operation Description of Action POR and/or external reset recovery Reserved P31 transition P32 transition P33 transition P27 transition Logical NOR of P20 through P23 Logical NOR of P20 through P27
Note: Any Port 2 bit defined as an output drives the corresponding input to the default state to allow the remaining inputs to control the AND/OR function. Refer to "Stop-Mode Recovery Register 2 (SMR2)" on page 63 for other recover sources. Stop-Mode Recovery Delay Select (D5) This bit, if low, disables the 5-ms RESET delay after Stop-Mode Recovery. The default configuration of this bit is one. If the "fast" wake up is selected, the StopMode Recovery source must be kept active for at least 5TpC. Stop-Mode Recovery Edge Select (D6) A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Z86L82X from STOP Mode. A 0 indicates Low level recovery. The default is 0 on POR. Cold or Warm Start (D7) This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device is reset other than Stop-Mode Recovery.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
63
Stop-Mode Recovery Register 2 (SMR2)
This register determines the mode of Stop-Mode Recovery for SMR2 (see Figure 49).
SMR2 (0F) DH D7 D6 D5 D4 D3 D2 D1 D0 Reserved (must be 0) Reserved (must be 0) Stop-Mode Recovery Source 000 = POR Only * 001 = NAND P20, P21, P22, P23 010 = NAND P20, P21, P22, P33, P24, P25, P26, P27 011 = NOR P31, P32, P33 100 = NAND P31, P32, P33, P00, P07 101 = NOR P31, P32, P33, P00, P07 110 = NAND P31, P32, P33, P00, P07 111 = NAND P31, P32, P33, P20, P21, P22 Reserved (must be 0) Recovery Level ** 0 = Low * 1 = High Reserved (must be 0) * Default setting after reset ** At the XOR gate input
Figure 49. Stop-Mode Recovery Register 2--(0F) DH:D2-D4, D6 Write Only
If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop-Mode Recovery. Note: Port pins configured as outputs are ignored as a SMR or SMR2 recovery source. For example, if the NAND or P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NAND equation. Table 24 describes the contents of the Stop-Mode Recovery register 2.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
64
Table 24. SMR2(F)0Dh: Stop-Mode Recovery Register 2 Field Reserved Recovery Level Reserved Source Bit Position 7-------6-------5-------432-W W Value 0 0* 1 0 000* 001 010 011 100 101 110 111 00 Description Reserved (Must be 0) Low High Reserved (Must be 0) A. POR Only B. NAND of P23-P20 C. NAND or P27-P20 D. NOR of P33-P31 E. NAND of P33-P31 F. NOR of P33-P31, P00, P07 G. NAND of P33-P31, P00, P07 H. NAND of P33-P31, P22-P20 Reserved (Must be 0)
Reserved
Notes:
------10
*Indicates the value upon Power-On Reset Port pins configured as outputs are ignored as a SMR recovery source.
Watch-Dog Timer Mode Register (WDTMR)
The WDT is a retriggerable, one-shot timer that resets the Z8 if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags. The POR clock source is selected with bit 4 of the WDT register. Bits 0 and 1 control a tap circuit that determines the minimum time-out period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 50). This register is accessible only during the first 60 processor cycles (122 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 50). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH. The WDTMR is organized as shown in Figure 50.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
65
WDTMR (0F) 0F D7 D6 D5 D4 D3 D2 D1 D0 WDT TAP INT RC OSC 00 = 7.5 ms min 01* = 7.5 ms min 10 = 15 ms min 11 = 60 ms min
WDT during HALT 0 = OFF 1 = ON* WDT during STOP 0 = OFF 1 = ON* Reserved (must be 0) * Default setting after reset
Figure 50. Watch-Dog Timer Mode Register--Write Only
WDT Time Select (D0, D1) This bit selects the WDT time period. It is configured as indicated in Table 25.
Table 25. WDT Time Select D1 0 0 1 1 Notes:
TpC = XTAL clock cycle. The default on reset is 7.5 ms.
D0 0 1 0 1
Time-Out of Internal RC OSC 7.5 ms min 7.5 ms min 15 ms min 60 ms min
WDTMR During HALT (D2) This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
66
WDTMR During STOP (D3) This bit determines whether or not the WDT is active during STOP Mode. Since the XTAL clock is stopped during STOP Mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during STOP. The default is 1. Clock Source for WDT (D4) This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed, and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator. See Figure 51.
5 Clock Filter
*CLR2 CLK
18 Clock Reset Generator
Reset
Internal Reset Active High
WDT TAP SELECT
Ck source Select (WDTMR) XTAL Internal RD OSC. VDD VBO/VLV 2V Ref. WDT 12 ns Glitch Filter From Stop Mode Recovery Source Stop Delay Select (SMR) + - M U X
POR 7.5 ms 7.5 ms 15 ms 60 ms CLK WDT/POR Counter Chain *CLR1
Low Operating Voltage Det.
VCC
Figure 51. Resets and WDT
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
67
Mask Selectable Options
There are seven Mask Selectable Options to choose from based on ROM code requirements. These are listed in Table 26.
Table 26. Mask Selectable Options RC/Other 32 kHz XTAL Port 20-27 Pull-Ups Port 31-33 Pull-Ups RC/XTAL On/Off On/Off On/Off
Port 3 Mouse Mode 0.4 VDD Trip On/Off
Brown-out Voltage/Standby
An on-chip Voltage Comparator checks that the VCC is at the required level for correct operation of the device. Reset is globally driven when VCC falls below VBO. A further small drop in VCC causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. Typical low-voltage power consumpion in this Low Voltage Standby mode (ILV) is about 20 A. If the VCC is allowed to stay above Vram, the RAM content is preserved. When the power level is returned to above VBO, the device performs a POR and functions normally.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
68
Ordering Information
Figure 52 shows the 20-pin SOIC package diagram. Figure 53 on page 69 shows the 20-pin DIP package diagram. Figure 54 on page 70 shows the 20-pin SSOP package diagram.
Figure 52. 20-Pin SOIC Package Diagram
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
69
Figure 53. 20-Pin DIP Package Diagram
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
70
Figure 54. 20-Pin SSOP Package Diagram
Z86L825/826/827
Ordering Code Z86L825PZ008SC Z86L826PZ008SC Z86L827PZ008SC Z86L825SZ008SC Z86L826SZ008SC Z86L827SZ008SC Z86L825HZ008SC Z86L826HZ008SC Z86L827HZ008SC ROM Size 4K 8K 16K 4K 8K 16K 4K 8K 16K Package PDIP PDIP PDIP SOIC SOIC SOIC Temperature
0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C 0 C to +70 C
SSOP SSOP SSOP
For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
71
Codes
Figure 55 shows an example of what the ordering codes represent.
Example:
Z 86L825 S Z 008 S C is a Z86L825, SOIC, 8 MHz, 0 C to 70 C, Plastic Standard Flow Environmental Flow Temperature Speed Reserved Package Product Number ZiLOG Prefix Figure 55. Ordering Codes Example
Package P = Plastic DIP S = SOIC (Small Outline Integrated Circuit) H = SSOP (Shrink Small Outline Package) Temperature S = 0 C to +70 C Speed 8 = 8.0 MHz Environmental C = Plastic Standard
Precharacterization Product
The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to startup yield issues.
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
72
Customer Feedback Form
Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
If you experience any problems while operating this product, or if you note any inaccuracies while reading this product specification, please copy and complete this form, then mail or fax it to ZiLOG (see Return Information, below). We also welcome your suggestions!
Customer Information
Name Company Address City/State/Zip Country Phone Fax email
Product Information
Serial # or Board Fab #/Rev # Software Version Document Number Host Computer Description/Type
Return Information
ZiLOG System Test/Customer Support 532 Race Street San Jose, CA 95126-3432 Fax: (408) 558-8300 Web address: www.zilog.com
Problem Description or Suggestion
Provide a complete description of the problem or your suggestion. If you are reporting a specific problem, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary. _______________________________________________________________________________ _______________________________________________________________________________ _______________________________________________________________________________
PS008808-1203
P
R
E
L
I
M
I
N
A
R
Y

▲Up To Search▲

Price & Availability of Z86L825

	To Download Z86L825 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .